Floorplanning is the central part of the physical design of “Very Large Scale Integrated (VLSI)” circuit design. It decides the core performance characteristics of the fabricated chip. It is possible to model the floorplanning issue as a multi-objective problem, where a number of objectives satisfied simultaneously. Based on the complexity point of view, it is an NP-hard problem, which means getting an optimal solution is a challenging task. In order to resolve this problem, in this paper, an adversity-based multi-cultureself-adaptive form of Particle Swarm Optimization (PSO) has proposed. Multi-objective optimization approach has applied to minimize the layout area required to place all modules and their total interconnection wire length. The proposed solution has multicultural integration, which provides the ability to explore the solution space faster and efficiently. Diversity-based self-adaptation of parameters provides the optimum balance among the exploration as well as exploitation. Finally, the experimental results showed the advantages in comparison to other variations of PSO in delivering the compact and robust performances.
EguchiK.SuzukiJ.YamaneS. and OshimaK., An application of genetic algorithms to Floorplanning of VLSI, Rough Sets and Current Trends in Computing, Lecture Notes in Computer Science, Springer, Berlin, Heidelberg, 1424 (1999), 263–270.
2.
ValenzuelaL.C. and WangP.Y., A genetic algorithm for VLSI Floorplanning, Parallel Problem Solving from Nature PPSN VI, Lecture Notes in Computer Science, Springer, Berlin, Heidelberg, 1917 (2000), 671–680.
3.
ChenH. and WongD.F.M., Integrated Floorplanning and interconnect planning, layout optimization in VLSI design, Network Theory and Applications, Springer, Boston, MA, 8 (2001), 1–18.
4.
AnjosM.F. and VannelliA., An Attractor-Repeller approach to floorplanning, Mathematical Methods of Operations Research56(1) (2001), 3–27.
5.
EmmertJ.M.LodhaS. and BhatiaD.K., On using Tabu search for design automation of VLSI systems, Journal of Heuristics9(1) (2001), 75–90.
6.
FaroeO.PisingerD. and ZachariasenM., Guided local search for final placement in VLSI design, Journal of Heuristics9(3) (2001), 269–295.
7.
YangG.SongX.YangH.H. and XieF., A theoretical upper bound for IP-Based Floorplanning, Computing and Combinatorics, Lecture Notes in Computer Science, Springer, Berlin, Heidelberg, 3595 (2005), 411–419.
8.
LiuJ.ZhongW. and JiaoL., Moving block sequence and organizational evolutionary algorithm for general Floorplanning, Computational Intelligence and Security, Lecture Notes in Computer Science, Springer, Berlin, Heidelberg, 3801 (2005), 238–246.
9.
ZamaniM.S. and HellestrandG.R., A new neural network approach to the floorplanning of hierarchical VLSI designs, Neural Networks for Communications and Control, From Natural to Artificial Neural Computation, Lecture Notes in Computer Science, Springer, Berlin, Heidelberg, 930 (2005), 1128–1134.
10.
TangM. and SebastianA., A genetic algorithm for VLSI Floorplanning using O-Tree representation, Applications of Evolutionary Computing, Lecture Notes in Computer Science, Springer, Berlin, Heidelberg, 3449 (2005), 215–224.
11.
LuoC.AnjosM.F. and VannelliA., A nonlinear optimization methodology for VLSI fixed-outline floorplanning, Journal of Combinatorial Optimization16(4) (2005), 378–401.
12.
ChiangC., Ant colony optimization for vlsi floorplanning with clustering constraints, Journal of the Chinese Institute of Industrial Engineers26(6) (2009), 440–448.
13.
FangJ.ChangY. and ChenC., A parallel simulated annealing approach for Floorplanning in VLSI, Algorithms and Architectures for Parallel Processing, Lecture Notes in Computer Science, Springer, Berlin, Heidelberg, 5574 (2009), 291–302.
14.
ChenJ.ChenG. and GuoW., A discrete PSO for multi-objective optimization in VLSI Floorplanning, Advances in Computation and Intelligence, Lecture Notes in Computer Science, Springer, Berlin, Heidelberg, 5821 (2009), 400–410.
15.
CongJ. and MaY., Thermal-aware 3D Floorplan, three dimensional integrated circuit design, Part of the Series Integrated Circuits and Systems (2009), 63–102.
16.
ChenG.GuoW. and ChenY., A PSO-based intelligent decision algorithm for VLSI floorplanning, Soft Computing, Fuzhou, China, 14(12) (2009), 1329–1337.
17.
PavlidisV.F. and FriedmanE.G., Physical design issues in 3-D integrated technologies, VLSI-SoC: Design methodologies for SoC and SiP, IFIP Advances in Information and Communication Technology, Rhodes Island, India, Springer, 313 (2010), 1–21.
18.
DengY.S. and MalyW.P., Floorplanning for Integration, 2.5-D 3-Dimensional VLSI (2010), 83–116.
19.
PottiS. and PothirajS., GPGPU Implementation of Parallel memetic algorithm for VLSI Floorplanning problem, Trends in Computer Science, Engineering and Information Technology, Communications in Computer and Information Science, Springer, Berlin, Heidelberg, 204 (2011), 432–441.
20.
RaniD.G.N. and RajaramS., Performance driven VLSI Floorplanning with B*Tree representation using differential evolutionary algorithm, Trends in Network and Communications, Communications in Computer and Information Science197 (2011), 445–456.
21.
AnjosM.F. and LiersF., Global approaches for facility layout and VLSI Floorplanning, International Series in Operations Research & Management Science, Springer, Boston, MA, 166 (2011), 849–877.
22.
LimI.SongH. and ShinH., Integrated circuit Floorplanning by using an analytical algorithm, Convergence and Hybrid Information Technology, Lecture Notes in Computer Science, Springer, Berlin, Heidelberg, 7425 (2012), 404–411.
23.
AnandS.SaravanasankarS. and SubbarajP., Customized simulated annealing based decision algorithms for combinatorial optimization in VLSI floorplanning problem, Computational Optimization and Applications52(3) (2012), 667–689.
24.
BeckhoffC.KochD. and TorresonJ., Automatic Floorplanning and interface synthesis of island style reconfigurable systems with GoAhead, Architecture of Computing Systems – ARCS, Lecture Notes in Computer Science, Springer, Berlin, Heidelberg, 7767 (2013), 303–316.
25.
KureichikV.M.LebedevB.K. and LebedevV.B., VLSI Floorplanning based on the integration of adaptive search models, Journal of Computer and Systems Sciences International52(1) (2013), 80–96.
26.
SivaranjaniP. and KumarA.S., Thermal-aware non-slicing VLSI Floorplanning using a smart decision-making PSO-GA based hybrid algorithm, Circuits, Systems, and Signal Processing34(11) (2013), 3521–3542.
27.
AharoniM.BoniO. and FreundA., Rectangle placement for VLSI testing, Integration of AI and OR Techniques in Constraint Programming, Lecture Notes in Computer Science, Springer, Cham, 9075 (2015), 18–30.
28.
AhmedM.A.MohapatraS. and Chrzanowska-JeskeM., TSV- and delay-aware 3D-IC floorplanning, Analog Integrated Circuits and Signal Processing87(2) (2016), 235–248.
