Test scheduling of System-on-Chip (SoC) is a major problem solved by various optimization techniques to minimize the cost and testing time. In this paper, we propose the application of Dragonfly and Ant Lion Optimization algorithms to minimize the test cost and test time of SoC. The swarm behavior of dragonfly and hunting behavior of Ant Lion optimization methods are used to optimize the scheduling time in the benchmark circuits. The proposed algorithms are tested on p22810 and d695 ITC’02 SoC benchmark circuits. The results of the proposed algorithms are compared with other algorithms like Ant Colony Optimization, Modified Ant Colony Optimization, Artificial Bee Colony, Modified Artificial Bee Colony, Firefly, Modified Firefly, and BAT algorithms to highlight the benefits of test time minimization. It is observed that the test time obtained for Dragonfly and Ant Lion optimization algorithms is 0.013188 Sec for D695, 0.013515 Sec for P22810, and 0.013432 Sec for D695, 0.013711 Sec for P22810 respectively with TAM Width of 64, which is less as compared to the other well-known optimization algorithms.
IngelssonU., GoelS.K., LarssonE. and MarinissenE.J., Abort-on-fail test scheduling for Modular SOCs without and with Preemption, IEEE Transactions on Computers64 (2015), 3335–3347.
2.
ChenG., HuangK. and KnollA., Energy optimization for real-time multiprocessor system-on-chip with optimal DVFS and DPM combination, ACM Transactions on Embedded Computing Systems (TECS)13 (2014), 1–21.
3.
KishF., LalV., EvansP. and CorzineS.W., System-on-chip photonic integrated circuits, IEEE Journal of Selected Topics in Quantum Electronics24 (2017), 1–20.
4.
IyengarV., ChakrabartyK. and MarinissenE.J., Efficient test access mechanism optimization for system-on-chip, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems22 (2003), 635–643.
5.
MarinissenE.J., IyengarV., ChakrabartyK., A set of benchmarks for modular testing of SOCs, IEEE Proceedings International Test Conference, 2002, pp. 519–528.
6.
LarssonE. and FujiwaraH., System-on-chip test scheduling with reconfigurable core wrappers, IEEE Transactions on Very Large Scale Integration (VLSI) Systems14 (2006), 305–309.
7.
MahiM., BaykanO.K. and KodazH., A new hybrid method based on particle swarm optimization, ant colony optimization and 3-opt algorithms for traveling salesman problem, Applied Soft Computing30 (2015), 484–490.
8.
JanakiramanN. and KumarP.N., Multi-objective module partitioning design for dynamic and partial reconfigurable system-on-chip using genetic algorithm, Journal of Systems Architecture60 (2014), 119–139.
9.
TsaiC.C., HuangH.C. and ChanC.K., Parallel elite genetic algorithm and its application to global path planning for autonomous robot navigation, IEEE Transactions on Industrial Electronics58 (2011), 4813–4821.
10.
DorigoM., BirattariM. and StutzleT., Ant colony optimization, IEEE Computational Intelligence Magazine1 (2006), 28–39.
11.
AhnJ.H., KangS., SoC test scheduling algorithm using ACO-based rectangle packing, Computational Intelligence 2006, pp. 655–660.
12.
YangJ. and ZhuangY., An improved ant colony optimization algorithm for solving a complex combinatorial optimization problem, Applied Soft Computing10 (2010), 653–660.
13.
ChandrasekaranG., PeriyasamyS. and RajamanickamK.P., Minimization of test time in system on chip using artificial intelligence-based test scheduling techniques, Neural Computing and Applications32 (2020), 5303–5312.
14.
KarabogaD. and AkayB., A comparative study of artificial bee colony algorithm, Applied Mathematics and Computation214 (2009), 108–132.
15.
AkayB. and KarabogaD., A modified artificial bee colony algorithm for real-parameter optimization, Information Sciences192 (2012), 120–142.
16.
ChandrasekaranG., PeriyasamyS. and RajamanickamK.P., Test scheduling for system on chip using modified firefly and modified ABC algorithms, SN Applied Sciences1 (2019), 1079.
17.
YangX.S., Multiobjective firefly algorithm for continuous optimization, Engineering with Computers29 (2013), 175–184.
18.
WangG.G., GuoL., DuanH. and WangH., A new improved firefly algorithm for global numerical optimization, Journal of Computational and Theoretical Nanoscience11 (2014), 477–485.
19.
YangX.S., GandomiA.H., Bat algorithm: a novel approach for global engineering optimization, Engineering Computations, 2012.
20.
ChakrapaniK., SaravananS. and MuthaiahR., Three-Coding Test Compression Technique for SoC Based Design, ARPN Journal of Engineering and Applied Sciences12 (2017), 6183–6191.
21.
ZhangL., MeiJ. and YanB., A new test set compression scheme for circular scan, EURASIP Journal on Embedded Systems2018 (2018), 1–5.
22.
ThilagavathiK. and SivananthamS., Two-Stage low power test data compression for digital VLSI circuits, Elsevier-Computers & Electrical Engineering71 (2018), 309–320.
23.
CaiS., ZhouY., LiuP., YuF. and WangW., A novel test data compression approach based on bit reversion, IEICE Electronics Express14 (2017), 1–11.
24.
LeeT., ToubaN.A. and YangJ., Enhancing Test Compression with Dependency Analysis for Multiple Expansion Ratios, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems36 (2017), 1571–1579.
25.
LarssonA., LarssonE., ElesP., ZeboP., Optimized integration of test compression and sharing for SOC testing, Design, Automation & Test in Europe Conference & Exhibition, 2007, 1–6.
26.
WangZ., ChakrabartyK. and WangS., Integrated LFSR reseeding, test-access optimization, and test scheduling for core-based system-on-chip, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems28 (2009), 1251–1264.
27.
ShahabiF., PourahangarianF., EdalatpanahS.A. and BeheshtiH., A multilevel image thresholding approach based on crow search algorithm and Otsu method, International Journal of Computational Intelligence and Applications19 (2020), 33–41.
28.
NajafiH.S. and EdalatpanahS.A., A note on A new method for solving fully fuzzy linear programming problems, Applied Mathematical Modelling37 (2013), 7865–7867.
29.
YaoC., SalujaK.K. and RamanathanP., Power and thermal constrained test scheduling under deep submicron technologies, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems30 (2011), 317–322.
30.
GoelS., MarinissenE.J., SehgalA. and KrishnenduC., Testing of SoCs with hierarchical cores: common fallacies, test access optimization, and test scheduling, IEEE Transactions on Computers58 (2008), 409–423.
31.
GiriC., TipparthiD.K.R., ChakrabartyK., Genetic algorithm based approach for hierarchical SOC test scheduling, IEEE International Conference on Computing: Theory and Applications (ICCTA’07), 2007, 141–145.
32.
MirjaliliS., Dragonfly algorithm: a new meta-heuristic optimization technique for solving single-objective, discrete, and multi-objective problems, Neural Computing and Applications27 (2016), 1053–1073.
33.
MafarjaM., AljarahI., HeidariA.A., FarisH., Fournier-VigerP., LiX. and MirjaliliS., Binary dragonfly optimization for feature selection using time-varying transfer functions, Knowledge-Based Systems161 (2018), 185–204.
34.
MirjaliliS., The ant lion optimizer, Advances in Engineering Software83 (2015), 80–98.
35.
MirjaliliS., JangirP. and SaremiS., Multi-objective ant lion optimizer: a multi-objective optimization algorithm for solving engineering problems, Applied Intelligence46 (2017), 79–95.
36.
AliE.S., ElazimS.A. and AbdelazizA.Y., Ant lion optimization algorithm for renewable distributed generations, Energy116 (2016), 445–458.
