SM4 is a block cipher proposed by the Chinese government. Strengthening the research and extension of SM4 is significant to the development and promotion of Chinese cryptography standards. To date, research relevant to SM4 is rare. Thus, we propose the implementation of an SM4 algorithm resistant to power analysis. Ideally, a secure masking scheme is used for the SM4 cipher, which is particularly suited for implementation in the application specific integrated circuit. Moreover, the mask scheme in our chip implementation process is improved to make SM4 safer. Simulation results confirm that the use of counteractive measures resistant to power analysis is credible.
2012, Office of State Commercial Cipher Administration of China, GM/T -SM4 block cipher[S].
2.
KocherP., JaffeJ. and JunB., Differential power analysis, Advances in Cryptologya¸łCRYPTOąŕ99, 1999, pp. 388–397.
3.
KimH., HongS. and LimJ., A fast and provably secure higher-order masking of aes s-box,CCHES, Cryptographic Hardware and Embedded Systems’l, 2011, pp. 95–107.
4.
GüneysuT. and MoradiA., Generic side-channel countermeasures for reconfigurable devices,CCHES, Cryptographic Hardware and Embedded Systems’l, 2011, pp. 33–48.
5.
RivainM. and ProuffE., Provably secure higher-order masking of aes, Cryptographic Hardware and Embedded Systems, CHES 2010, 2010, pp. 413–427.
6.
AvitalM., DaganH., KerenO. and FishA., Randomized multitopology logic against differential power analysis, Very Large Scale Integration (VLSI) Systems, IEEE Transactions on24(3) (2015), 702–711.
7.
MoradiA., PoschmannA., LingS., PaarC. and WangH., Pushing the limits: A very compact and a threshold implementation of aes, Advances in Cryptology –EUROCRYPT 2011, 2011, pp. 69–88.
8.
SuzukiD., SaekiM., ShimizuK., SatohA. and MatsumotoT., A design methodology for a dpa-resistant circuit with rsl techniques, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences93(12) (2010), 2497–2508.
9.
DangerJ.-L., GuilleyS., BhasinS. and NassarM., Overview of dual rail with precharge logic styles to thwart implementation-level attacks on hardware cryptoprocessors, Signals, Circuits and Systems (SCS), 2009 3rd International Conference on, 2009, pp. 1–8.
10.
BucciM., GiancaneL., LuzziR. and TrifilettiA., A flip-flop for the dpa resistant three-phase dual-rail pre-charge logic family, Very Large Scale Integration (VLSI) Systems, IEEE Transactions on20(11) (2012), 2128–2132.
11.
HoangA.-T. and FujinoT., Hybrid masking using intramasking dual-rail memory on lut for sca-resistant aes implementation on fpga, Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2013, pp. 266–267.
12.
AkkarM.-L. and GiraudC., An implementation of des and aes, secure against some attacks, Cryptographic Hardware and Embedded Systems, CHES 2001, 2001, pp. 309–318.
13.
GolićJ.D. and TymenC., Multiplicative masking and power analysis of aes, Cryptographic Hardware and Embedded Systems-CHES 2002, 2002, pp. 198–212.
14.
MessergesT.S., Securing the aes finalists against power analysis attacks, Fast Software Encryption, Springer Berlin Heidelberg, 2001, pp. 150–164.
15.
ChangH. and KimK., Securing aes against second-order dpa by simple fixed-value masking, Computer Security Symposium, 2003, pp. 145–150.
16.
CoronJ.-S., Higher order masking of look-up tables, pp, Advances in Cryptology-EUROCRYPT 2014 (2014), 441–458.
17.
ZengJ., WangY., XuC. and LiR., Improvement on masked s-box hardware implementation, Advances in Cryptology-EUROCRYPT 2014, 2012, pp. 113–116.
18.
TrichinaE. and De SetaD. and GermaniL, Simplified adaptive multiplicative masking for aes, Cryptographic Hardware and Embedded Systems-CHES 2003, 2003, pp. 187–197.
19.
OswaldE., MangardS., PramstallerN. and RijmenV., A sidechannel analysis resistant description of the aes s-box, Fast Software Encryption, 2005, pp. 413–423.
20.
LiuF., JiW., HuL., DingJ., LvS., PyshkinA. and WeinmannR.-P., Analysis of the sms4 block cipher, Information Security and Privacy, 2007, pp. 158–170.
21.
AmouriE., MehrezH. and MarrakchiZ., Impact of dual placement and routing on wddl netlist security in fpga, International Journal of Reconfigurable Computing (2013), 8.
