In this paper, a floorplanning methodology aimed at low power design is presented. The fuzzy technique and the simulated annealing algorithm are employed aiming at low power dissipation and high performance. Due to the imprecise nature of design information at the floorplanning stage, the various objectives are expressed in a fuzzy domain. The search is made on a vector of fuzzy goals. The performance of the proposed algorithm is evaluated using selected MCNC benchmark circuits. The results obtained using the proposed algorithm are compared to those obtained using other methods.
ShenA.GhoshA.DevadasS., and KeutzerK., On Average Power Dissipation and Random Pattern Testability of CMOS Combinational Logic Networks, Proc. ICCAD, 1992, pp. 402–407.
2.
TcuiC. H.PedramM., and DespainA. M., Technology Decomposition and Mapping Target Low Power Dissipation, Proc. 30th DAC, 1993, pp. 68–73.
3.
TanC. H. and AllenJ., Minimization of Power in VLSI Circuits Using Transistor Siring, Input Reordering and Statistical Power Estimation, Proc. of Int'l Workshop on Low Power Design, CA, 1994, pp. 75–80.
4.
HirenduV. and PedrainM., PCUBE: A Performance Driven Placement Algorithm for Lower Power Designs, Proc. of Euro. DAC 93, 1993, pp. 72–77.
5.
YagerRonald R., On ordered weighted averaging aggregation operators in multicriteria decisionmaking, IEEE Transaction on Systems, MAN, and Cybernetics, 18(1), January 1988.
6.
XianlongHongGangHuang, Corner Block List: An Effective and Efficient topological Representation of Non-slicing Floorplan, Proc. ICCAD2000, pp. 8–12.
7.
KirkpatrickS.GelattC. D., and VecchiM. P., Optimization by Simulated Annealing, Science, vol. 220, 1983, pp. 671–680.
8.
JimnezM. and ShanblattM., Integrating a low-power objective into the placement of macro block-based Layouts, Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems, Vol. 1, 2001, pp. 62–65.
