Electronic packaging is the methodology for connecting and interfacing the chip technology with a system and the physical world. The objective of packaging is to ensure that the devices and interconnections are packaged efficiently and reliably. Chip–package interconnection technologies currently used in the semiconductor industry include wire bonding, tape automated bonding and flip-chip solder bump connection. Among these interconnection techniques, the flip-chip bumping technology is commonly used in advanced electronic packages since this interconnection is an area array configuration so that the entire surface of the chip can be covered with bumps for the highest possible input/output (I/O) counts. The present article reviews the manufacturing processes for the fabrication of flip-chip bumps for chip–package interconnection. Various solder bumping technologies used in high-volume production include evaporation, solder paste screening and electroplating. Evaporation process produces highly reliable bumps, but it is extremely expensive and is limited to lead or lead-rich solders. Solder paste screening is cost-effective, but issues related to excessive void formation limits the process to low-end products. On the other hand, electrochemical fabrication of flip-chip bumps is an extremely selective and efficient process, which is extendible to finer pitch, larger wafers and a variety of solder compositions, including lead-free alloys. Electrochemically fabricated copper pillar bumps offer fine pitch capabilities with excellent electromigration performance. Due to these virtues, the copper pillar bumping technology is emerging as a lead-free bumping technology option for high-performance electronic packaging.
MooreGE.Cramming more components onto integrated circuits. Electron1965; 38(8): 114–117.
2.
CeruzziPE.Moore’s law and technological determinism: Reflection on the history of technology. Technol Cult2005; 46(3): 584–593.
3.
RymaszewskiEJTummalaRRWatariT. In: TummalaRRRymaszewskiEJKlopfensteinAG (eds). Microelectronic packaging handbook, part I, 2nd ed. New York: Chapman and Hall, 1997.
4.
TummalaRRGarrouPGuptaT In: TummalaRRRymaszewskiEJKlopfensteinAG (eds). Microelectronic packaging handbook, part II, 2nd ed. Boston: Kluwer Academic Publishers, 1999.
5.
MendesA.Intel next generation CPU’s to contain 100 million transistors per square millimeter. Scientifist, June 19, 2017.
6.
LapedusM.Dealing with resistance in chips. Semiconductor Engineering, June 21, 2018.
7.
DattaM.Electrochemical processing technologies in chip fabrication: Challenges and opportunities. Electrochim Acta2003; 48(20–22): 2975–2985.
8.
DattaM.Microelectronic packaging trends and the role of nanotechnology. In: OsakaTDattaMShacham-DiamandY (eds). Electrochemical nanotechnologies. New York: Springer, 2010, pp.227–253.
9.
SeraphimDPBarrDEChenWTPrinted-wiring board packaging. In: TummalaRRRymaszewskiEJKlopfensteinAG (eds). Microelectronic packaging handbook, Part III, 2nd ed. New York: Chapman and Hall, 1997, pp.245–339.
RoederJF.Microstructure, interfacial reactions and mechanical properties of 70/30 Sn/Pb C4 interconnections: Part I—microstructure and interfacial reactions. In: Proceedings of 7th Electronic Materials Processing Congress. Boston, MA: ASM International, 1992, pp.225–231.
18.
RitzdorfTFultonD.Electrochemical deposition equipment. In DattaMOsakaTSchultzeWJ (eds. Microelectronic packaging. Boca Raton, FL: CRC Press, 2005, pp. 471–511.
19.
DattaMShenoyRV.Electroetching method, and apparatus. US Patent 5,543,032, Issued 6 August 1996.
20.
MehdizadehSDukovicJAndricacosPCThe influence of lithographic patterning on current distribution in electrodeposition: experimental study and mass-transfer effects. J Electrochem Soc1993; 140(12): 3497–3505.
21.
KangSKHorkansJAndricacosPCPb-free solder alloys for flip-chip applications. In: KangSKHorkansJAndricacosPC et al. (eds) Electronic components and technology conference. Piscataway, New Jersey: IEEE, 1999, pp.283.
22.
HwangJS. Modern solder technology for competitive electronics manufacturing. New York: McGraw-Hill 1996.
23.
AbtewMSelvadurayG.Lead-free solders in microelectronics. Mater Sci Eng2000; 27: 95–141.
24.
GlazerJ.Metallurgy of low-temperature Pb-free solders for electronic assembly. Int Mater Rev1995; 40(2): 65–93.
25.
FrearDRJangJWLinJKPb-free solders for flip-chip interconnects. JOM2001; 53(6): 28.
26.
RosensteinC.Methane sulfonic acid as an electrolyte for Sn, Pb, and Sn-Pb plating for electronics. Met Finish1990; 88(1): 17.
27.
GoodenoughMWhitlawKJ.The suppression of Sn, Pb, and Sn-Pb by organic compounds. Trans Met Finish1987; 67: 44.
28.
HorkansJHsu-ChangICAndricacosPC.A rotating ring-disk stripping technique used to study electroplating of Sn-Pb from methane sulfonic acid solutions. IBM J Res Develop1993; 37: 97.
29.
FredINBarnetOSchramDN. Bath and process for plating tin, lead, and tin-lead alloys. US Patent 4,565,609, 21 January 1986.
30.
Review and analysis of lead-free solder materials and properties, https://www.nist.gov/programs-projects/lead-free-solder
DattaMEmoryDT-LHuangThermo-mechanically robust C4 ball limiting metallurgy to prevent failure due to die-package interaction and method of making same. US Patent 6,740,427, 25 May 2004.
33.
DattaMEmoryDJoshiSMCopper containing C4 Ball limiting metallurgy stack for enhanced reliability of packaged structures and method of making same. US Patent 6,853,076, 8 February 2005.
34.
MoonPMaZDattaM.Under bump metallurgy for lead-tin bump over Cu pad. US Patent 6,703,069, 9 March 2004.
35.
OzgaP.Electrodeposition of Sn-Ag and Sn-Ag-Cu alloys from thiourea aqueous solutions. Arch Metall Mater2006; 51(3): 413–421.
36.
ParkMSNamDHJungKMEffects of the degradation of methane sulfonic acid electrolyte on the collapse failure of Sn–Ag alloy solders for flip-chip interconnections. RSC Adv2017; 7: 23136–23142.
37.
StanleyGG.The extractive metallurgy of gold in South Africa, volume 2. Johannesburg: The South African Institute of Mining and Metallurgy, 1987, p.842.
38.
SunWIveyDG.Development of an electroplating solution for co-depositing Au-Sn alloys. Mater Sci Eng1999; 65B: 111–122.
39.
KohlP.Electrodeposition of gold. In: SchlesingerMPaunovicM (eds). Modern electroplating. 5th ed. Hoboken, NJ: Wiley, 2014.
40.
HonmaHHagiwaraK.Fabrication of gold bumps using gold sulfate plating. J Electrochem Soc1995; 142: 81–87.
Das MohapatraSDuttaI.Co-electrodeposition of tin with 0.2–20% Indium: Implications of tin whiskers. Surf Coat Technol2018; 337: 478–483.
43.
LongfordAJonesD.Copper pillar bumping in Intel microprocessors: one approach to lead-free. In: Presentation in Advanced Packaging Conference Semicon; Europa Proceedings, Munich, Germany, 4 April 2006.
44.
KloeserJWeinbachE.High-performance flip chip packages with copper pillar bumping. London: Global SMT and Packaging, 2006.
45.
BaligaJ.Copper now a pillar of high-end packaging. Semiconductor International, March 2006.
46.
ChenKMLinTS.Copper pillar bump design optimization for lead free flip-chip packaging. J Mater Sci: Mater Electron2010; 21(3): 278–284.
47.
YeohAChangMPeltoCCopper die bumps (first level interconnect) and low-K dielectrics in 65 nm high volume manufacturing. In: 56th Electronic Components & Technology Conference. 2006, pp.1611–1615.
48.
NahJWSuhJOTuKNElectromigration in flip chip solder joints having a thick cu column bump and a shallow solder interconnect. J Appl Phys2006; 100: 123513.
49.
XuLHanJKLiangJJElectromigration induced fraction of compound formation in SnAgCu flip-chip solder joints with a copper column. Appl Phys Lett2008; 92: 262104-1.
50.
LaiYSChiuYTChenJ.Electromigration reliability and morphologies of Cu pillar flip-chip solder joints with Cu substrate pad metallization. J Electron Mater2008; 37(10): 624.
51.
CrapseDFlackWWH-ANguyenPerformance of a 55 micron copper pillar bump process using a positive thick chemically amplified photoresist. SPIE2007; 6519-174: 1–12
52.
AllenDM. The principles and practice of photochemical machining and photoetching. Boston, MA: Adam Hilger, 1986.
53.
CakirO.Review of etchants for copper and its alloys in wet etching processes. Key Eng Mater2008; 364–366: 460–465.
54.
BarbeeSGDattaMHeinzTFMethod and apparatus for contactless real-time in-situ monitoring of a chemical etching process. US Patent 5,445,705, 29 August 1995.
55.
VossenJLKernW. Thin film processes. New York: Academic Press Inc., 1978.
56.
WalkerPTamWH.Handbook of metal etchants. Boston: CRC Press Inc., 1991.
57.
DattaM.Microfabrication by electrochemical metal removal. IBM J Res Develop1998; 42(5): 655.
58.
DattaMShenoyRV.Selective etching of TiW for C4 fabrication. US Patent, 5,462,638, 31 October 1995.
59.
EitanAHungK-Y.Thermo-compression bonding for fine-pitch copper-pillar flip-chip interconnect—tool features as enablers of unique technology. In: 2015 IEEE 65th Electronic Components and Technology Conference(ECTC), San Diego, CA, USA, 26–29 May2015, pp.460–464. Piscataway, New Jersey: IEEE.
