Sage Journals: Discover world-class research

Abstract

With the popularity of portable electronic devices, the demand for 12-bit low-power analog-to-digital converter (ADC) chips continues to grow. Considering that these devices typically rely on battery power, high precision and stability are crucial. In order to improve the voltage resistance of ADC chips under high voltage, an innovative bootstrap sampling switch design is proposed, which utilizes the capacitance characteristics of NMOS and PMOS transistors to enhance the voltage resistance of the chip. At the same time, considering factors such as power fluctuations, time domain and voltage interleaving, a two-stage hybrid architecture based on successive approximation registers (SARs) and time to digital converters (TDCs) was studied and designed to optimize the balance between low power consumption and high voltage resistance performance. The results showed that the power consumption of the chip design was only 9.5 mW. The voltage compensation measures significantly reduced the error value from 7.01% to 1.97%, optimizing 5.04%. In summary, this design not only improves the accuracy and speed of ADC chips, but also successfully controls the exponential growth of power consumption, which has strong practical value. The proposed solution by the research institute has broad potential in multiple application fields, especially suitable for situations with high requirements for power consumption and stability, such as medical imaging and aerospace. This design provides new ideas and directions for the development of high-performance and low-power ADC chips in the future.

Keywords

low power consumption pressure resistance circuit simulation voltage stability ADC chip

Get full access to this article

View all access options for this article.

References

Jiang

Huang

, et al. Analog-to-digital converter design exploration for compute-in-memory accelerators. IEEE Des Test 2021; 39(2): 48–55.

Naghizade

Saghaei

. An ultra-fast optical analog-to-digital converter using nonlinear X-shaped photonic crystal ring resonators. Opt Quant Electron 2021; 53(3): 149–153.

Aryavalli

SNG

Kumar

. Futuristic vigilance: empowering chipko movement with cyber-savvy IoT to safeguard forests. Arch Adv Enginee Sci 2023; 1(8): 1–16.

Gazman

. A new criterion for the ESG model. Gre Low-Carb Eco 2023; 1(1): 22–27.

Chen

Cui

Zhang

, et al. A survey on analog-to-digital converter integrated circuits for miniaturized high resolution ultrasonic imaging system. Micromachines 2022; 13(1): 114–127.

Pazhouhandeh

Chang

Valiante

, et al. Track-and-zoom neural analog-to-digital converter with blind stimulation artifact rejection. IEEE J Solid State Circ 2020; 55(7): 1984–1997.

Gielen

GGE

Hernandez

Rombouts

. Time-encoding analog-to-digital converters: bridging the analog gap to advanced digital cmos-part 1: basic principles. IEEE Solid-State Circuits Mag 2020; 12(2): 47–55.

Mulleti

Reznitskiy

Savariego

, et al. A hardware prototype of wideband high‐dynamic range analog‐to‐digital converter. IET Circuits, Devices Syst 2023; 17(4): 181–192.

Liang

Liu

, et al. 625kHz-BW, 79.3 dB-SNDR second-order noise-shaping SAR ADC using high-efficiency error-feedback structure. IEEE Transactions on Circuits and Systems II: Express Briefs 2021; 69(3): 859–863.

10.

Miki

Miura

Sonoda

, et al. A random interrupt dithering SAR technique for secure ADC against reference-charge side-channel attack. IEEE Trans Circuits Syst II 2019; 67(1): 14–18.

11.

Tang

Yang

Zhao

, et al. 13.5-ENOB, 107-μW noise-shaping SAR ADC with PVT-robust closed-loop dynamic amplifier. IEEE J Solid State Circ 2020; 55(12): 3248–3259.

12.

Jiang

Guo

, et al. A wideband front-end with integrated high-voltage assisted input buffer for high-speed ADC. IEICE Electron Express 2024; 21(24): 20240640–20240644.

13.

Huang

Liu

Wang

. Design of TID-tolerant ADCs in multivoltage domain based on body effect. IEEE Trans Nucl Sci 2023; 70(10): 2278–2284.

14.

Nguyen

Schembari

Staszewski

. Exploring speed maximization of frequency-to-digital conversion for ultra-low-voltage VCO-based ADCs. IEEE Trans Circ Syst I 2022; 70(3): 1043–1056.

15.

Zhang

Ning

, et al. A high area-efficiency 14-bit SAR ADC with hybrid capacitor DAC for array sensors. IEEE Trans Circ Syst I 2020; 67(12): 4396–4408.

16.

Hsieh

. A 0.4-V 13-bit 270-kS/s SAR-ISDM ADC with opamp-less time-domain integrator. IEEE J Solid State Circ 2019; 54(6): 1648–1656.

17.

Ramkaj

Ramos

JCP

Pelgrom

MJM

, et al. A 5-GS/s 158.6-mW 9.4-ENOB passive-sampling time-interleaved three-stage pipelined-SAR ADC with analog–digital corrections in 28-nm CMOS. IEEE J Solid State Circ 2020; 55(6): 1553–1564.

18.

Bankman

Zheng

, et al. Understanding metastability in SAR ADCs: part II: asynchronous. IEEE Solid-State Circuits Mag 2019; 11(3): 16–32.

19.

Gielen

GGE

Hernandez

Rombouts

. Time-encoding analog-to-digital converters: bridging the analog gap to advanced digital cmos? Part 2: architectures and circuits. IEEE Solid-State Circuits Mag 2020; 12(3): 18–27.

20.

Shi

Yuan

Huang

, et al. Bias controller of Mach–Zehnder modulator for electro-optic analog-to-digital converter. Micromachines 2019; 10(12): 800–809.

21.

Sani

Khosroabadi

Nasserian

. High performance of an all-optical two-bit analog-to-digital converter based on Kerr effect nonlinear nanocavities. Appl Opt 2020; 59(4): 1049–1057.

22.

Fahmy

Zorkany

. Design of a memristor-based digital to analog converter (DAC). Electronics 2021; 10(5): 622–629.

23.

Long

Chen

Zhou

. Development of AR experiment on electric-thermal effect by open framework with simulation-based asset and user-defined input. Artif Intell Appl 2023; 1(1): 52–57.

Simulation of voltage resistance testing for 12-bit low-power ADC chips

Abstract

Keywords

Get full access to this article

References