Simulation studies of two branch prediction schemes in superscalar pipelined computers are presented in this paper. The two studied meth ods are the Per-address Adaptive (PA) scheme and the Global Adaptive (GA) scheme. In addi tion, simulation studies of a modification of the PA scheme, called Switched P/G Adaptive (SPGA), are also presented. Using several benchmarks, it has been illustrated that SPGA scheme has promising results at the possible expense of slight hardware addition.
Cadler, B. and Grunwald, D. "Fast and Accurate Instruction Fetch and Branch Prediction." Proceedings of the IEEE International Symposium on Microarchitecture. MICRO, USA, 1994.
2.
Yeh, T.-Y. and Patt, Y.N. "Two-level Adaptive Training Branch Prediction." Proceedings of the 24th International Symposium on Microarchitecture. MICRO 24, Albuquerque, NM, pp 51-61, ACM, 1991.
3.
Talcott, A., Yamamoto, W. and Serrano, M. "The Impact of Unresolved Branches on Branch Prediction Scheme Performance ." Proceedings of the International Symposium on Microarchitecture. MICRO, USA, 1994.
4.
Yeh, T.-Y. and Patt, Y.N. "Alternative Implementation of Two-Level Adaptive Branch Prediction ." Proceedings of the 19th ACM/IEEE International Symposium on Computer Architecture, USA, 1992.
5.
Chang, P.-Y. , Hao, E. and Patt, Y.N. "Alternative Implementations of Hybrid Branch Predictors." In Proceedings of the 28th ACM/IEEE International Symposium on Microarchitecture, November 1995 .
6.
Gamez, J. "Trace Driven Simulation of Dynamic Branch Prediction Schemes." MS Thesis, Department of Computer Science, Central Michigan University , 1997.
7.
Cmelik, B. and Keppel, D. "Shade: A Fast Instruction-Set Simulator for Execution Profiling." ACM Sigmetrics Conference on Measurement and Modeling of Computer Systems, USA, 1994.
8.
Sun Microsystems. "Introduction to Shade." Sun Microsystems Laboratories, Inc., USA, 1993.
9.
McFarling, S. and Hennessy, J. "Reducing the Cost of Branches ." 13th Annual International Symposium of Computer Architecture, ACM, 1986.
10.
Yeh, T.-Y. and Patt, Y.N. "A Comparison of Dynamic Branch Predictors that use Two Levels of Branch History." Proceedings of the 20th ACM/IEEE International Symposium on Computer Architecture, USA, 1993.
11.
Chang, P.-Y., Hao, E., Yeh, T.-Y. and Patt, Y. " Branch Classification: A New Mechanism for Improving Branch Predictor Performance." Proceedings of the 27th ACM/IEEE International Symposium on Microarchitecture, November 1994 .
12.
Pan, S.-T., So, K. and Rahmeh, J.T. "Improving the Accuracy of Dynamic Branch Prediction Using Branch Correlation ." Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-V), Vol. 27, Boston, pp 76-84, 1992.
13.
Petterson, D. and Henessy, J. "Computer Organization and Design: The Hardware/Software Interface ." Morgan-Kaufmann.
14.
Smith, J.E. "A Study of Branch Prediction Strategies." Proceedings of the 8th International Symposium on Computer Architecture, May 1981.
15.
Yeh, T.-Y. and Patt, Y. "A Comprehensive Instruction Fetch Mechanism for a Processor Supporting Speculative Execution." Proceedings of the 19th International Symposium on Microarchitecture, pp 129-130, ACM, 1992.
16.
Young, C., Gloy, N. and Smith, M. "A Comparative Analysis of Schemes for Correlated Branch Prediction ." Proceedings of the International Symposium on Microarchitecture, Italy, 1995.
