RETRACTED: Content addressable memory as a teaching aid for low-power technique study

McAuley A Francis P. Fast routing table lookup using CAMs. In: Proceedings of IEEE 12th annual joint conference: IEEE computer communications societies, networking: foundation for the future, 1993, vol. 3, pp. 1382–1391.

Luo C Fan X Ni J et al . Positioning accuracy evaluation for the collaborative automation of mining fleet with the support of memory cutting technology. IEEE Access 2016; 4: 5764–5775.

Chen X Huo H Huan J et al . Efficient graph similarity search in external memory. IEEE Access 2017; 5: 4551–4560.

Panchanathan S Goldberg M. A content-addressable memory architecture for image coding using vector quantization. IEEE Trans Signal Process 1991; 39: 2066–2078.

Pagiamtzis K Sheikholeslami A. Pipelined match-lines and hierarchical search-lines for low-power content-addressable memories. In: Proceedings of IEEE custom integrated circuits conference (CICC), San Diego, CA, USA, 24 September 2003, pp. 383–386.

Kasai G Takarabe Y Furumi K et al . 200 MHz/200 MSPS 3.2 W at 1.5 V Vdd, 9.4 Mbits ternary CAM with new charge injection match detect circuits and bank selection scheme. In: Proceedings of IEEE custom integrated circuits conference (CICC), San Diego, CA, USA, 24 September 2003, pp. 387–390.

Pagiamtzis K Sheikholeslami A. A low-power content-addressable memory (CAM) using pipelined hierarchical search scheme. IEEE J Solid-State Circuits 2004; 39: 1512–1519.

Zukowski CA Wang S-Y. Use of selective precharge for low power content-addressable memories. In: Proceedings of IEEE international symposium circuits system (ISCAS), Hongkong, China, 9–12 June1997, pp. 1788–1791.

Lin CS Chang JC Liu BD. A low-power precomputation-based fully parallel content addressable memory. IEEE J Solid-State Circuits 2003; 38: 622–654.

Pagiamtzis K Sheikholeslami A. Content-addressable memory (CAM) circuits and architectures: a tutorial and survey. IEEE J Solid-State Circuits 2006; 41: 712–727.

Ruan SJ Wu CY Hsieh JY. Low power design of precomputation based content addressable memory. IEEE Trans Very Large Scale Integr Syst 2008; 16: 331–335.

Do A-T Chen SS Kong Z-H et al . A high speed low power CAM with a parity bit and power-gated ML sensing. IEEE Trans Very Large Scale Integr Syst 2013; 21: 151–156.

Hsieh J-Y Ruan S-J. Synthesis and design of parameter extractors for low power precomputation based content addressable memory using gate block selection algorithm. In: Design automation conference, Seoul, South Korea, 8 April 2008, pp. 316–321. New York: IEEE.