Mixed logic notation simplifies the analysis and design of digital circuits and supports self-documenting gate level circuits. Additionally, it provides alternative implementations which could result in reducing the number of gates. The current symbol of the Equivalence gate as an Exclusive OR with the output ASSERTED LOW (Exclusive NOR) is troubling when we want to think of the output ASSERTED HIGH. This had impeded extending the mixed logic approach to Exclusive OR. We suggest introducing an alternative distinct symbol for the Equivalence (Inclusive-AND) gate to facilitate the application of the mixed logic concepts to both the Exclusive-OR and the Inclusive-AND gates.
TinderR., Digital Engineering Design: A Modern Approach (Prentice Hall, Englewood Cliffs, NJ, 1991).
11.
BreedingK., Digital Design Fundamentals (Prentice Hall, Englewood Cliffs, NJ, 1989).
12.
ShannonC. E., ‘A symbolic analysis of relay and switching circuits’, Trans. Amer. Inst. Electrical Engineers, 57 (March 1938), 713–723.
13.
KampelI., A Practical Introduction to New Logic Symbols (Butterworth, Oxford, 1985).
14.
GreenD. H., ‘Dual Forms of Reed-Muller Expansions’, IEE Proc. Comput. Digit. Tech., 141(3) (1994), 184–192.
15.
GreenD. H., ‘Hybrid Forms of Reed-Muller Expansions’, Int. J. Electronics, 81(1) (1996), 15–35.
16.
BrandD.SasaoT., ‘Minimization of AND-EXOR expression using rewrite rules’, IEEE Trans. Computers, 42(5) (1993), 568–576.
17.
BalasubramanianP.NarayanaM.R. LakshmiChimaduraiR., ‘Design of combinational logical digital circuits using a mixed logic synthesis method’, in Proc. IEEE 2005 Intl Conf on Emerging Technologies, Islamabad, September 17–18, 2005 (IEEE, New York, 2005), pp. 289–294.
18.
HudsonH. B.BeaseleyJ. S.SteelmanJ. E., ‘A CMOS combinational circuit-design method using mixed logic concepts’, IEEE Trans. Educ., 38(3) (1995), 266–273.
19.
StankovicR. S.SasaoT., ‘A discussion on the history of research in arithmetic and Reed-Muller expressions’, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 20(9) (2001), 1177–1179.
BuiH. T.WangY.JiangY., Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates', IEEE Trans. CAS-II, 49(1) (2002), 25–30.
22.
GoelS.ElgamelM. A.BayoumiM. A.HanafyY., ‘Design methodologies for high-performance noise-tolerant XOR-XNOR circuits’, Proc. IEEE Trans. Circuits and Systems I, 53(4) (2006), 867–878.
