Multithreaded architectures are widely used for, among other things, hiding long memory latency. In such an architecture, a number of threads are allocated to each Processing Element (PE), and whenever a running thread becomes suspended, the PE switches to the next ready thread. We have developed a simulation platform, MTASim, that can be used to test and evaluate various policies and parameters of a multithreaded computer. The most important features of the MTASim are its flexibility and its ease of use. The MTASim model is based on finite state machines and can be easily modified and expanded. The simulation platform includes an experimental planner, an interface to PVM for the execution of independent experiments in parallel, and an interface to Matlab for processing and displaying results. The MTASim has been used to, among other things, determine the optimal number of threads and to evaluate various prefetching strategies and thread replacement algorithms.
Agarwal, A. , Kubiatowicz, J., Kranz, D., Lim, B.-H., Yeung, D., D'Souza, G., and Parkin, M.1993. "Sparcle: An evolutionary processor design for large-scale multiprocessors." IEEE Micro June, pp. 48-61.
3.
Boothe, B., Ranade, A.1992. "Improved multithreading techniques for hiding communication latency in multiprocessors." Proc. the 19th Ann. Int. Symp. on Comp. Architecture (ISCA'92). pp. 241-223.
4.
Gupta, A., Henessy, J., Gharachorloo, K., Mowry, T., and Weber, W.-D.1991. "Comparative evaluation of latency reducing and tolerating techniques." Proc. of the 18th Ann. Int. Symp. on Comp. Architecture (ISCA'91). pp. 254-263.
5.
Smith, B.J.1981. "Architecture and applications of the HEP multiprocessor computer system." SPIE vol. 298, pp. 241-248.
6.
Papadopoulos, G.M. and Culler, D.E.1990. "Monsoon: An explicit token-store architecture." Proc. the 17th Ann. Int. Symp. on Comp. Architecture (ISCA'90), May, pp. 82-91.
7.
Fillo, M., Keckler, S.W., and Dally, W.J.1995. "The M-machine multicomputer." Proc. the 28th Ann. Int. Symp. on Microarchitecture. Ann Arbor, MI.
Agarwal, A.1992. "Performance tradeoffs in multithreaded processors." IEEE Transactions on Parallel and Distributed Systems vol. 3, no. 5, September, pp. 525-539.
10.
Agarwal, A., Bianchini, R., Chaiken, D., Johnson, K.L., Kranz, D., Kubiatowicz, J., Lim, B.-H., Mackenzie, K., and Yeung, D.1995. "The MIT Alewife machine: Architecture and performance ." Proc. the 22nd Ann. Int. Symp. on Comp. Architecture (ISCA'95), June, pp. 2-13.
11.
Nikhil, R.S., Papadopoulos, G.M., and Arvind.1992. "*T: A multithreaded massively parallel architecture." Proc. the 19th Ann. Int. Symp. on Comp. Architecture (ISCA'92) . pp. 156-167.
12.
Saavedra-Barrera, R.H., Culler, D.E., and von Eicken , T.1990. " Analysis of multithreaded architectures for parallel computing." Proc. 2nd Ann. ACM Symp. on Parallel Algorithms and Architectures . pp. 169-178.
13.
Weber, W.-D. and Gupta, A.1989. "Exploring the benefits of multiple hardware contexts in a multiprocessor architecture: Preliminary results. Proc. of the 16th Ann. Int. Symp. on Comp. Architecture (ISCA'89), pp. 273-280.
14.
Maquelin, O.C. , Hum, H.H.J., and Gao, G.R.1995. "Costs and benefits of multithreading with off-the-shelf RISC processors." Proc. of the 1st Int. EURO-PAR Conf., Stockholm, Sweden: Springer-Verlag, LNCS, vol. 966, August, pp. 117-128.
15.
Giloi, W.K.1995. "Towards the next generation parallel computers: MANNA and META." Proc. of the Workshop on Parallel Programming and Computation (ZEUS '95). Linkoeping, Sweden: IOS Press, May, pp. 3-12.
16.
Saavedra-Barrera, R.H. and Culler, D.E.1991. An Analytical Solution for a Markov Chain Modeling Multithreaded Execution. Technical Report UCB/CSD-91-623, University of California, Berkeley.
17.
Vlassov, V. and Thorelli, L.-E.1996. "Analytical models of multithreading with data prefetching ." Proc. of the 2nd Int. Euro-Par Conf.: Euro-Par'96. Parallel Processing. vol. II, Lyon, France: Springer-Verlag, LNCS, vol. 1124, August, pp. 103-108.
18.
Nemawarkar, S.S. and Gao, G.R.1996. "Measurement and modeling of EARTH-MANNA multithreaded architecture." Proc. of the 4th Int. Workshop on Modeling, Analysis and Simulation of Computer and Telecom. Systems (MASCOTS'96). February, pp. 109-114.
19.
Nemawarkar, S.S. , Govindarajan, R., Gao, G.R., and Agarwal, V.K.1993. "Analysis of multithreaded multiprocessors with distributed shared memory." Proc. the 5th Int. Symp. on Parallel and Distr. Processing (SPDP).
20.
Goldschmidt, R. and Henessy, J.L.1993. "The accuracy of trace-driven simulations of multiprocessors." Proc. of the ACM Sigmetrics Conf. on Measurement and Modeling of Computer Systems, May, pp. 146-157.
21.
McCrakin, D.C. and Srinivasan, S.1994. "Trace driven pipeline and cache simulation of multithreaded computers." SIMULATION vol. 3, no. 2, August, pp. 75-82.
22.
Kurihara, K., Chaiken, D., and Agarval, A.1991. "Latency tolerance through multithreading in large-scale multiprocessors." Proc. Int. Symp. on Shared Memory Multiprocessing. April, pp. 91-101.
23.
Agarwal, A., Lim, B.-H., Kranz, D., and Kubiatowicz, J.1990. "APRIL: A processor architecture for multiprocessing." Proc. the 17th Ann. Int. Symp. on Comp. Architecture (ISCA'90). June, pp. 104-114.
24.
Nemawarkar, S.S. , Govindarajan, R., Gao, G.R., and Agarwal, V.K.1992. "Performance evaluation of latency tolerant architectures." Proc. of the 4th Int. Conf. on Computing and Information (ICCI). Toronto , May, pp. 183-186.
25.
Kranz, D., Johnson, K., and Agarwal, A.1993. "Integrating message-passing and shared-memory: Early experience." Proc. of the 4th Symposium on Principles and Practices of Parallel Programming. May, pp. 54-63.
26.
Chen, T.-F. and Baer, J.-L.1992. "Reducing memory latency via non-blocking and prefetching caches." Proc. of the 5th Int. Conf. on Architectural Support for Programming Languages and Operation Systems. pp. 51-61.
27.
Chen, T.-F.1993. Data Prefetching for High-Performance Processors. Doctoral Dissertation, UW-CSE-93-07-01, Department of Computer Science and Engineering, University of Washington, Seattle, WA, July.
28.
MATLAB User's Guide. 1994. The MathWorks, Inc.
29.
Geist, A., et al. 1994. PVM: Parallel Virtual Machine. Cam-bridge, MA: The MIT Press.
30.
Open Windows Developer's Guide 3.0.1. User's Guide. 1993. Sun Microsystems, Inc.
31.
Jain, R.1991. The Art of Computer Systems Performance Analysis. New York: John Wiley & Sons, Inc.
