Sage Journals: Discover world-class research

Abstract

A technique for applying trace-driven simulation to cached multithreaded ma chines with dynamic thread scheduling is presented. A small amount of constraint information is added to each trace record, permitting the correct order of execution in the pipeline to be constructed. Strategies like context switching on a cache miss, in which the behaviour of the cache affects the instruction dispatch order, can be modelled with this technique.

The design of a multithreaded pipeline and cache trace-driven simulation system is described. This system allows thread- scheduled multithreaded processors, which are not simulatable by conventional trace- driven techniques, to be efficiently and accurately simulated. Sample simulation results illustrate the flexibility of this simulation technique.

Keywords

Multithreaded computers trace-driven simulation thread scheduling.

Get full access to this article

View all access options for this article.

References

A. Agarwal . Performance tradeoffs in multithreaded processors . IEEE Trans. Parallel and Distributed Systems, 3:525-539, September 1992.

A. Agarwal , R.L. Sites , and M. Horowitz. Atum: A new technique for capturing address traces using microcode. In Proc. 13th Annual Symp. on Comp. Arch, pp 119-127, Tokyo, Japan, June 1986 .

The Free Software Foundation. GNU software is available at numerous ftp sites on the internet. The authors wish to thank FSF for making these excellent tools and libraries freely available. They have saved us an immense amount of time and effort.

A. Gupta , J. Hennessy , K. Gharachorloo , T. Mowry , and W. Weber. Comparative evaluation of latency reducing and tolerating techniques. In 18th Intl. Symp. on Comp. Arch, Toronto, Canada, May 1991.

James Gettys and Robert W. Scheifler . Xlib - C Language X Interface. MIT, Cambridge, Mass., August 1991 .

Mark D. Hill . The dinero simulator. Internal report, Computer Science Dept., Univ. of Wisconsin at Madison, 1989.

B. Priess , I. MacIntyre. Multi-threaded pipelining in a RISC processor. In Proceedings of the Canadian Conference on Electrical and Computer Engineering , pp 7.3.1-7.3.6, Quebec, September 1991.

J.T. Kuehn and B.J. Smith. The horizon supercomputing system: architecture and software . In Proceedings of Supercomputing '88, pp 28-34, Orlando, Florida, November 1988.

James R. Laurus . SPIM S20:A MIPS R2000 Simulator. Computer Science Dept., University of Wisconsin-Madison, August 1992.

10.

Daniel C. McCrackin. Eliminating interlocks in deeply pipelined processors by delay enforced multistreaming. IEEE Trans. Computers , C-40, October 1991.

11.

Daniel C. McCrackin. A comparison of practical delay enforced multistream (demus) dispatch algorithms for deeply pipelined processors. Submitted to IEEE Trans. Computers, June 1992. [Copies available upon request].

12.

Daniel C. McCrackin. Multithreaded processor instruction scheduling using time displaced look-ahead tags. Submitted to ACM Trans. Computer Systems, May 1993. [Copies available upon request].

13.

Daniel C. McCrackin . The synergistic effect of thread scheduling and caching in multithreaded computers. In Compcon Spring 93, San Francisco, February 1993 .

14.

John K. Ousterhout . Tcl: an embeddable command language. In Proc. 1990 Winter USENIX Conference, 1990.

15.

Chris D. Peterson . Athena Widget Set - C Language Interface. MIT, Cambridge, Mass.,December 1989 .

16.

K. Shimizu , E. Goto , and S. Ichikawa. Cpc (cyclic pipeline computer) - an architecture suited for Josephson and pipelined-memory machines. IEEE Trans. Computers, 38:825-832, June 1989 .

17.

Burton J. Smith . Architecture and applications of the hep multiprocessor computer system. In Real-Time Signal Processing IV, Proc. SPIE, pages 241-248,1981.

18.

Burton J. Smith . private communication, August 1991.

19.

Sumathi Srinivasan. A pipeline simulator for the demus-2 multi-threaded processor. Master's thesis, Dept. of Elect. and Comp. Eng., McMaster University, Hamilton, Ontario, Canada,1993.17

Trace Driven Pipeline and Cache Simulation of Multithreaded Computers

Abstract

Keywords

Get full access to this article

References