This paper outlines the procedure for designing a nonincremental diode function generator. It empha sizes the practical aspects of designing circuits for generating line segments and chamfering their inter sections. Methods for optimizing diode logic include reduction to two stages and reduction by lattice theory. The first of these is outlined and its practical limitations are noted. Both methods are illustrated by a problem in radiation therapy which was actually executed on an analog computer.
