Radio frequency/analog and linearity performance of a junctionless double gate metal–oxide

Abstract

The analog/radio frequency (RF) and linearity performance of a junctionless double gate metal–oxide–semiconductor field-effect transistor (JL DGMOS) is investigated using the numerical TCAD device simulator. JL DGMOSs have shown great promise for high-performance digital applications due to their superior short channel effect performance and ease of fabrication. In analog and RF circuit applications, linearity testing and RF performance is a major issue that is encountered due to non-linear behavior of the devices. Therefore, in this paper, different RF/analog and linearity performance figures of merits such as transconductance, intrinsic gain, the transconductance generation factor, the cut off frequency, the maximum frequency of oscillation, the gain bandwidth product, the variable intercept point of second order, the variable intercept point of third order, inter modulation distortion, the third-order intercept point, and 1-dB compression have been presented. Moreover, the effect of gate-length downscaling on these performance parameters has been carried out. The results indicate that the down scaled JL DGMOS shows great promise to become a competitive contender for analog/mixed signal system on chip applications by demonstrating a significant improvement in its RF performance with gate-length downscaling.

Keywords

Intrinsic gain transconductance generation factor cut off frequency inter modulation distortion third-order intercept point 1-dB compression

Get full access to this article

View all access options for this article.

References

Ernst

Cristoloveanu

Ghibaudo

et al . Ultimately thin double-gate SOI MOSFETs. IEEE Trans Electron Dev 2003; 50: 830–838.

Colinge

Lee

Afzalian

et al . Nanowire transistors without junctions. Nat Nanotechnol 2010; 5: 225–229.

Jin

Liu

Kwon

et al . A subthreshold current model for nanoscale short channel junctionless MOSFETs applicable to symmetric and asymmetric double-gate structure. Solid State Electr 2013; 82: 77–81.

Lin

Liu

et al . Analytical model of subthreshold current and threshold voltage for fully depleted double-gated junctionless transistor. Jpn J Appl Phys 2012; 51: 02BC14.

Jin

Liu

et al . Modelling of the nanoscale channel length effect on the subthreshold characteristics of junctionless field-effect transistors with a symmetric double-gate structure. J Phys D Appl Phys 2012; 45: 375102.

Lee

Afzalian

Akhavan

et al . Junctionless multigate field-effect transistor. Appl Phys Lett 2009; 94: 053511.

Colinge

Kranti

Yan

et al . Junctionless nanowire transistor (JNT): properties and design guidelines. Solid State Electr 2011; 65: 33–37.

Sallese

Chevillon

Lallement

et al . Charge-based modeling of junctionless double-gate field-effect transistors. IEEE Trans Electron Dev 2011; 58: 2628–2637.

Duarte

Choi

. A full-range drain current model for double-gate junctionless transistors. IEEE Trans Electron Dev 2011; 58: 4219–4225.

10.

Pati

Koley

Dutta

et al . Study of body and oxide thickness variation on analog and RF performance of underlap DG-MOSFETs. Microelectr Reliab 2014; 54: 1137–1142.

11.

Swain

Dutta

Adak

et al . Influence of channel length and high-K oxide thickness on subthreshold analog/RF performance of graded channel and gate stack DG-MOSFETs. Microelectr Reliab 2016; 61: 24–29.

12.

Adak

Sarkar

Swain

et al . High performance AlInN/AlN/GaN p-GaN back barrier gate-recessed enhancement-mode HEMT. Superlatt Microstr 2014; 75: 347–357.

13.

Cho

Kim

Park

et al . RF performance and small-signal parameter extraction of junctionless silicon nanowire MOSFETs. IEEE Trans Electron Dev 2011; 58: 1388–1396.

14.

Doria

Pavanello

Trevisoli

et al . Junctionless multiple-gate transistors for analog applications. IEEE Trans Electron Dev 2011; 58: 2511–2519.

15.

Razavi

Behzad

. RF microelectronics. Upper Saddle River, NJ: Prentice Hall, 1998.

16.

Ghosh

Haldar

Gupta

et al . An investigation of linearity performance and intermodulation distortion of GME CGT MOSFET for RFIC design. IEEE Trans Electron Dev 2012; 59: 3263–3268.

17.

Chen

Shi

. Novel constant transconductance references and the comparisons with the traditional approach. In: Rodriguez Jeffrey

(ed.) Southwest symposium on mixed-signal design, 2003, Las Vegas, NV, 23 February 2003, pp.104–107. Piscataway, NJ: IEEE.

18.

Wong

Man

Poon

. Modeling of saturation transconductance for short-channel MOSFETs. Solid State Electr 1996; 39: 1401–1404.

19.

Schlosser

Bhuwalka

Sauter

et al . Fringing-induced drain current improvement in the tunnel field-effect transistor with high-$\ kappa $ gate dielectrics. IEEE Trans Electron Dev 2009; 56: 100–108.

20.

Device simulator ATLAS User manual. Silvaco Int., Santa Clara, CA. May 2011 www.silvaco.com (01-Jan-2016).

21.

Zhang

et al . A carrier-based analytic DCIV model for long channel undoped cylindrical surrounding-gate MOSFETs. Solid State Electr 2006; 50: 416–421.

22.

Duarte

Choi

Moon

et al . Simple analytical bulk current model for long-channel double-gate junctionless transistors. IEEE Electron Dev Lett 2011; 32: 704–706.

23.

Chakraborty

Sarkar

. Investigation of analog/RF performance of staggered heterojunctions based nanowire tunneling field-effect transistors. Superlatt Microstr 2015; 80: 125–135.

24.

Biswas

Sarkar

. Impact of barrier thickness on analog, RF and linearity performance of nanoscale DG heterostructure MOSFET. Superlatt Microstr 2015; 86: 95–104.

25.

Sarkar

Das

et al . Effect of gate engineering in double-gate MOSFETs for analog/RF applications. Microelectr J 2012; 43: 873–882.

26.

Shenoy

Saraswat

. Optimization of extrinsic source/drain resistance in ultrathin body double-gate FETs. IEEE Trans Nanotechnol 2003; 2: 265–270.

27.

Biswal

Baral

et al . Study of effect of gate-length downscaling on the analog/RF performance and linearity investigation of InAs-based nanowire tunnel FET. Superlatt Microstr 2016; 91: 319–330.

28.

Kaya

. Optimization of RF linearity in DG-MOSFETs. IEEE Electron Dev Lett 2004; 25: 308–310.

29.

Kaya

. Impact of device physics on DG and SOI MOSFET linearity. Solid State Electr 2004; 48: 1741–1746.

Radio frequency/analog and linearity performance of a junctionless double gate metal–oxide–semiconductor field-effect transistor

Abstract

Keywords

Get full access to this article

References