Sage Journals: Discover world-class research

Abstract

In this paper a comprehensive study of Junctionless Single Metal cylindrical surround gate (JLSM CSG) metal-oxide–semiconductor field-effect transistor (MOSFET) characteristics have been presented and compared with a conventional CSG MOSFET of identical dimensions. The variations of different analog and radio frequency performance parameters have been studied by varying the gate length, channel diameter, and metal gate workfunction using three-dimensional numerical simulations in terms of transconductance, transconductance generation factor, early voltage, unity gain cutoff frequency, maximum frequency of oscillation, etc. The JLSM CSG MOSFETs are found to exhibit superior characteristics compared to the conventional CSG MOSFETs.

Keywords

Junctionless metal-oxide–semiconductor field-effect transistor metal gate cylindrical surrounding gate analog radio frequency

Get full access to this article

View all access options for this article.

References

Colinge

J-P

Lee

C-W

Afzalian

. Nanowire transistors without junctions. Nat Nanotechnol 2010; 5: 225–229.

Lilienfield

. Method and apparatus for controlling electric current. Patent 1,745,175, USA, 1925.

Lilienfield

. Device for controlling electric current. Patent 1,900,018, USA, 1928.

Rios

Cappellani

Armstrong

. Comparison of junctionless and conventional trigate transistors with Lg down to 26 nm. IEEE Electron Device Lett 2011; 32: 1170–1172.

Suresh

Swaroop

Anil

. Bulk Planar Junctionless Transistor (BPJLT): an attractive device alternative for scaling. IEEE Electron Device Lett 2011; 32: 261–263.

C-J

Tsai

T-I

Liou

Y-L

. Gate-all-around junctionless transistors with heavily doped polysilicon nanowire channels. IEEE Electron Device Lett 2011; 32: 521–523.

Singh

Miao

. Gate-all-around junctionless nanowire MOSFET with improved low-frequency noise behavior. IEEE Electron Device Lett 2011; 32: 1752–1754.

Chiang

T-K

. A Quasi-two-dimensional threshold voltage model for short-channel junctionless double-gate MOSFETs. IEEE Trans Electron Device 2012; 59: 2284–2289.

Lou

Zhang

Zhu

. A junctionless nanowire transistor with a dual-material gate. IEEE Trans Electron Device 2012; 59: 1829–1836.

10.

Lee

Afzalian

Akhavan

. Junctionless multi-gate field-effect transistor. Appl Phys Lett 2009; 94: 053511-1–053511-2.

11.

Das

Ferain

. Device design and estimated performance for p-type junctionless transistors on bulk germanium substrates. IEEE Trans Electron Device 2012; 59: 2308–2313.

12.

Colinge

J-P

Lee

Ferain

. Reduced electric field in junctionless transistors. Appl Phys Lett 2010; 96: 073510.

13.

Deguet

Sanchez

Akatsu

. Fabrication and characterization of 200 mm germanium-on-insulator (GeOI) substrates made from bulk germanium. Electron Lett 2006; 42: 415–417.

14.

Hellings

Eneman

Krom

. Electrical TCAD simulations of a germanium pMOSFET technology. IEEE Trans Electron Device 2010; 57: 2539–2546.

15.

Hutin

Royer

Damlencourt

. GeOI pMOSFETs scaled down to 30-nm gate length with record OFF-state current. IEEE Electron Device Lett 2010; 31: 234–236.

16.

Tsividis

. Operation and modeling of the MOS transistor. 2nd ed. New York: Oxford University Press, 1999.

17.

Synopsys. TCAD Sentaurus device users manual. Mountain View, CA: Synopsys, 2009.

On the analog and radio frequency performance of Junctionless Single Metal Gate cylindrical surround gate metal-oxide–semiconductor field-effect transistors

Abstract

Keywords

Get full access to this article

References