This paper describes the SCHOLAR silicon compiler and the use of the Silvar-Lisco design suite, the HILO3 simulator and a cell library, obtained under the ECAD initiative, in a silicon compilation/module generation environment. SCHOLAR is a general silicon compiler for synthesis of concurrent VLSI systems from behavioural-level descriptions.
Get full access to this article
View all access options for this article.
References
1.
AllertonD. J. and CurrieA. J., ‘SCHOLAR: another approach to silicon compilation), Pro ICCAD 84, Santa Clara (November 1984).
2.
AllertonD. J.BattD. A. and CurrieA. J., ‘A VLSI design language incorporating self-timed concurrent processes’, European Design Automation Conf. (1984).
3.
AllertonD. J., ‘Functional simulation as an adjunct to silicon compilation’, IEE Int. Conf. on CAE (December 1984).
4.
BergamaschiR. A. and AllertonD. J., ‘A graph-based silicon compiler for concurrent VLSI systems’, IEEE Compeuro 88 Conf., Brussels (April 1988).
5.
BergamaschiR. A., ‘Automatic synthesis and technology mapping of combinational logic’, IEEE ICCAD-88, Santa Clara (November 1988).
