Combining several relatively small student designs on one chip awkwardly reduces the number of external connections per design. A multiplexing scheme is described which allows four students to each use 31 pins on a 40-pin package. The implentation of this scheme in a 2 μm full-custom CMOS technology is reported.
Get full access to this article
View all access options for this article.
References
1.
SwansonJ. G., ‘VLSI design at the undergraduate level’, Int. J. Elect. Engng. Educ., 24, pp. 309–318 (1987).
