This is an introduction to logic simulation concepts for second or third year undergraduate students in electrical engineering. The motivation, modelling techniques, and algorithms are considered for logic simulation (the verification of the design itself) and fault simulation (the verification of the test for the design).
Get full access to this article
View all access options for this article.
References
1.
BreuerM.A. (Ed.), Digital System Design Automation: Languages, Simulation, and Data Base;Computer Science Press. (1975).
2.
BreuerM. A. and FriedmanA. D., Diagnosis and Reliable Design of Digital Systems;Computer Science Press. (1976).
3.
BryantR. E., ‘MOSSIM: A switch-level simulator for MOS LSI’; Proc. 18th Design Automation Conf. p. 786–790 (1981).
4.
BryantR. E., ‘A switch-level model and simulator for MOS digital systems’; IEEE Trans. on Computers;C-33 p. 160–177 (Feb. 1984).
5.
HayesJ. P., ‘A unified switching theory with applications to VLSI design’; Proc. IEEE, 70, No. 10, p. 1140–1151 (Oct. 1982).
LawA. M. and KeltonW. D., Simulation Modeling and Analysis, McGraw-Hill (1982).
8.
RothJ. P., Computer Logic, Testing, and Verification;Computer Science Press, (1980).
9.
RombeekH. and WilcoxP., ‘F/LOGIC — An interactive fault and logic simulator for digital circuits’; Proc. 13th Design Automation Conf., p. 68–73 (1976).
10.
SzygendaS. A., ‘TEGAS2 — anatomy of a general purpose test generation and simulation system for digital logic’; Proc. 9th Design Automation Conf. p. 116–127 (1972).
11.
UlrichE. G., ‘Exclusive simulation of activity in digital networks’; Comm. ACM, 12, No. 2, p. 102–110 (Feb. 1969).
12.
UlrichE. G., ‘Event manipulation for discrete simulations requiring large numbers of events’; Comm. ACM, 21, No. 9, p. 777–785 (Sept. 1978).
13.
UlrichE. G., ‘Table lookup techniques for fast and flexible digital logic simulation’; Proc. 17th Design Automation Conf., p. 560–563 (1980).
14.
WernerJ. and BeresfordR., ‘A system engineer's guide to simulators’; VLSI Design, p. 27–31 (Feb. 1984).
15.
YoeliM. and BrzozowskiJ. A., A Mathematical Model of Digital CMOS Networks;University of Waterloo, Dept. of Computer Science: Waterloo, Ont., Report No.: CS-84-22. (Aug. 1984).
16.
SILOS: Logic and Switch-Level Simulator User's Manual;SimuTec: Incline Village, NV (1983).
