ChenOTC, et al. A highly-scalable FIR using the radix-4 booth algorithm. In: Proceedings of the 1998 IEEE international conference on acoustics, speech and signal processing, Seattle, WA, USA, May 1998, pp.1765–1768. IEEE Publisher.
2.
HaniSSwartzlanderEE. A floating-point fused add-subtract unit. In: 51st Midwest symposium on circuits and systems, September 2008, pp. 519–522.
3.
SamyR, et al. A decimal floating-point fused-multiply-add unit. In: IEEE international Midwest symposium on circuits and systems, Seattle, WA, USA, 1-4 August 2010, pp. 529–532. IEEE Publisher.
4.
VanLDWangSSFengWS.Design of the lower error fixed-width multiplier and its application. IEEE Trans Circuits Syst II2000;
47: 1112–1118. IEEE Publisher.
5.
RubiaJSathish KumarGA. A survey paper on modern technologies in fixed-width multiplier. In: Fourth international conference on signal processing, communication and networking (ICSCN), Chennai, India, 16–18 March 2017. IEEE Publisher.
6.
RubiaJKumarS.A high speed fixed-width floating point multiplier using RLNS algorithm. Int J Electr Eng Educ. Epub ahead of print 5 December 2018. DOI:10.1177/0020720918813836.
7.
KidambiSSEl-GuibalyFAntoniouA.Area-efficient multipliers for digital signal processing applications. IEEE Trans Circuits Syst II1996;
43: 90–95.
8.
SchulteMJSwartzlanderE.Truncated multiplication with correction constant. VLSI signal processing.
New York:
IEEE Press, 1993, pp. 338–396.
9.
PaulDF.Efficient wordlength reduction techniques for DSP applications. J VLSI Signal Process Syst Signal Image Video Technol2000;
24: 1–18.
10.
DanielE, et al. Analysis and implementation of LMS algorithm with coding error in the DSP TMS320C6713. In: 18th International conference on electronics, communications and computers, Mexico, 3-5 March 2008, pp.165–170. IEEE Publisher.
11.
ChenLH, et al. Determination of radix numbers of the booth algorithm for the optimized programmable FIR architecture. In: IEEE international symposium on circuits and systems, Geneva, Switzerland, May 2000, pp. 345–348. IEEE Publisher.
12.
DharK, et al.
Design of high speed digital filters suitable for multi-DSP implementation. IEEE Trans Circuits Syst1986;
33: 202–217.
13.
RengR, et al. Design of digital filters, their implementation on a chip, measuring their performance. In: IEEE international conference on acoustics, speech and signal processing, USA, 23-26 March 1992, pp. 97–100. IEEE Publisher.
14.
ParkSYMeherPK.Efficient FPGA and ASIC realizations of a DA-based reconfigurable FIR digital filter. IEEE Trans Circuits Syst II2014;
61: 511–515.
15.
YongzhiLZhipingL. Design of complex FIR filters using the frequency-response masking approach. In: IEEE international symposium on circuits and systems, Kobe, Japan, May 2005. pp. 23–26. IEEE Publisher.
16.
MiyataTAikawaN. A design method for complex coefficient FIR filters with variable stopband characteristics. In: 9th International conference on information, communications & signal processing, Tainen, Taiwan, 10-13 Dec 2013. IEEE Publisher.
17.
LiHAdaliT. Optimization in the complex domain for nonlinear adaptive filtering. In: Fourth Asilomar conference on signals, systems and computers, CA, USA, Nov 2006, pp. 263–267. IEEE Publisher.
18.
ChenZ, et al. SNR-based weighted fusion algorithm of multiple sub-band DEMON spectrum. In: IEEE 2nd advanced information technology, electronic and automation control conference, China, March 2017, pp. 2305–2308. IEEE Publisher.
19.
LuoG.A MATLAB-based biomedical signal de-noising applied to digital signal processing course for third-year students. Int J Electr Eng Educ2018;
56: 51–61.
20.
DharK. Design and implementation of digital filters for audio signal processing. In: Third international forum on strategic technologies, Russia, 23–29 June 2008, pp.332–335. IEEE Publisher.
21.
XiYTangXLiZ, et al.
Application of digital signal processing tools for the detection of voltage sag/swell. Int J Electr Eng Educ2018;
55: 186–209.
